Subscribe to Test & Measurement World
RSS
Reprints/License
Print
Email
Average Rating:
  • (1)
    Rate this:
  • Meeting PCIe 2.0 physical- and protocol-layer test challenges

    Rick Nelson, Chief Editor -- Test & Measurement World, 10/1/2007 2:00:00 AM

    What does GT/s mean, anyway?

    PCI Express 2.0 will enable 5-Gtransfers/s (GT/s) data rates, but as you contend with testing version 2.0 devices, you will have to deal with factors like different de-emphasis levels as well as changes to the PCIe Card Electromechanical (CEM) specification. That's the message from Rick Eads, serial applications program manager for high-performance oscilloscopes at Agilent Technologies, as he kicks off the Webcast, “Successfully negotiating the PCI Express super highway towards full compliance.”

    View “Successfully negotiating the PCI Express super highway towards full compliance.”


    Topics that Eads focuses on include de-embedding your test fixture, which, he reports, you must do when making measurements at 5 GT/s. De-embedding, he says, is the process of deconvolving the effects of your compliance test board to yield an effective measurement at a DUT's transmit pins. He cites the advantages and disadvantages of various methods, ranging from S-parameter de-embedding to time-domain gating (figure).


    Various methods of fixture de-embedding involve tradeoffs between accuracy and ease of implementation.


    Gordon Getty, an application engineer at Agilent's logic and protocol test group, concludes the 1-hr Webcast with a description of protocol test requirements, covering topics such as Config Space testing using the PCIECV tool provided by the PCI Special Interest Group (PCISIG, www.pci-sig.com). He covers link layer tests (a cross section of tests that, if the device passes them, would indicate a reasonable chance of interoperability) and transaction layer testing (which includes checking advanced error reporting capabilities). He also covers LTSSM (Link Training and Status State Machine) and ASPM (Active State Power Management); the latter is used to reduce power consumption in PCIe devices.

    View “Successfully negotiating the PCI Express super highway towards full compliance” sponsored by Agilent, EDN, and Test & Measurement World and presented live August 29, 2007.

    Average Rating:
  • (1)
    Rate this:
  • RSS
    Reprints/License
    Print
    Email
    Talkback
    Similar Content from T&MW

    No related content found.

    »MORE

    • 0 rated items found.

    Datasheets.com Electronic Parts & Inventory Search

    185 million searchable parts
    • Part Number
    • Description
    • Inventory
    • Products
    • Manufacturers
    Canon Resource Center

    Featured Company


    Most Recent Resources

    Featured Job On
    Scroll for More Jobs
    Advertisement
    More Content
    • Blogs
    • Webcasts

    Sorry, no blogs are active for this topic.

    » VIEW ALL BLOGS RSS
    • All


    Advertisement
    Advertisement
    About Us   |   Advertising Info   |   Site Map   |   Contact Us   |   FREE Subscription
    © 2011 UBM Electronics . All rights reserved.
    Use of this Web site is subject to its Terms of Use | Privacy Policy

    Feedback Form
    Feedback Analytics