Subscribe to Test & Measurement World
RSS
Reprints/License
Print
Email
Average Rating:
  • (31)
    Rate this:
  • Transparent clock improves network timing

    To get the most out of IEEE 1588 in an instrumentation network, you need Ethernet switches that support the standard.

    Martin Rowe, Senior Technical Editor -- Test & Measurement World, 5/1/2010 12:00:00 AM

    When Ethernet-based measurement systems call for precise timing, you can use instruments and network switches that comply with the IEEE 1588–2008 Precision Time Protocol to synchronize clocks (Ref 1). To get the most out of IEEE 1588 in an instrumentation network, you need Ethernet switches that support the standard. These switches use a transparent clock that minimizes latency and delays in the network by providing a local clock for network nodes rather that letting instruments rely on the IEEE master clock.

    Researchers at the School of Electrical Engineering and Computer Science at Seoul National University in Korea set out to prove how a transparent clock can minimize timing with errors as low as 30 ns—a result that goes beyond the 100-ns error tolerance specified in IEEE 1588. Their paper is available from a link in the online version of this article (Ref. 2).

     Transparent clocks transfer IEEE 1588 timing information

    Transparent clocks transfer IEEE 1588 timing information from a master to slaves.



     

    The IEEE 1588 master clock and Ethernet switches use an FPGA (field-programmable gate array) developed by the researchers to implement the transparent clock. The researchers compared the timing errors between identical network configurations using switches with and without the transparent clock. Using a four-channel oscilloscope, the researchers found maximum errors of about 30 ns with the transparent clock (figure). When using standard Ethernet switches, errors increased by 1000X to 30 µs for slave 3. The network used Gigabit Ethernet running at 50% capacity. Without traffic, timing errors for slave 3 were about 500 ns.

    The FPGA consists of the Ethernet switch fabric, transmitter, receiver, clock, and MAC (media access control). A GMII (gigabit media-independent interface) connects the functional blocks to a PHY (physical-layer interface) IC. The paper's authors report that the network latency varies depending on the PHY manufacturer, which adds a few cycles of timing uncertainty to the measurements.

    IEEE 1588 is closely aligned with the LXI Standard, which requires that all Class A and B instruments conform with the timing protocol. But a network need not be based on LXI to reap the benefits IEEE 1588 offers.


    References
    1. IEEE 1588, "Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems." ieee1588.nist.gov.

    2. Han, Jiho, and Deog-Kyoon Jeong, "A Practical Implementation of IEEE 1588–2008 Transparent Clock for Distributed Measurement and Control Systems," IEEE Transactions on Instrumentation and Measurement, IEEE, Piscataway, NJ, February 2010. p. 433.

     

    Average Rating:
  • (31)
    Rate this:
  • RSS
    Reprints/License
    Print
    Email
    Talkback
    Similar Content from T&MW

    No related content found.

    »MORE

    • 0 rated items found.

    Datasheets.com Electronic Parts & Inventory Search

    185 million searchable parts
    • Part Number
    • Description
    • Inventory
    • Products
    • Manufacturers
    Canon Resource Center

    Featured Company


    Most Recent Resources

    Featured Job On
    Scroll for More Jobs
    Advertisement
    More Content
    • Blogs
    • Webcasts

    Sorry, no blogs are active for this topic.

    » VIEW ALL BLOGS RSS
    • All


    Advertisement
    Advertisement
    About Us   |   Advertising Info   |   Site Map   |   Contact Us   |   FREE Subscription
    © 2011 UBM Electronics . All rights reserved.
    Use of this Web site is subject to its Terms of Use | Privacy Policy

    Feedback Form
    Feedback Analytics