Global TMW:
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

Integrating boundary scan into ATE channel cards

David Sigillo, US General Manager, Seica -- Test & Measurement World, 3/1/2006

For details on boundary scan's evolution to this point and on the application of JTAG access to ATE channel cards, read David Sigillo's article, "Boundary scan test: encapsulation or integration?".

The success of IEEE 1149.1 boundary scan might suggest that you could toss your ATE and fixtures and replace them with a PC, a boundary-scan control card, and the four-wire Test Access Port (TAP). Indeed, boundary scan offers a simple, low-cost tool for quickly testing the structural integrity of a board prototype, for debugging hardware, and for verifying embedded software.

But this lab-oriented approach becomes insufficient for production test. Boards often include non-JTAG components, and it's wise to use ATE to test for shorts before you power up your board under test. Finally, JTAG remains a serial test technique, and even at speeds of 30 MHz and more, JTAG-based programming operations can be excessively long.

ATE systems whose channel cards have embedded JTAG circuitry can seamlessly apply serial boundary-scan and conventional parallel tests.
Approaches that move beyond JTAG-only production tests include a "dual test strategy," which employs a conventional in-circuit test stage followed by a JTAG benchtop stage, but this two-stage, divide-and-conquer approach imposes high costs.

Another approach is to encapsulate JTAG test capability within a conventional ATE system. That approach, however, suffers from limitations with respect to operations such as checking continuity between JTAG and non-JTAG components. Stand-alone JTAG controllers in a lab can do such checks, but they loose that ability when encapsulated in the ATE.

An alternative approach is to employ ATE channel cards with embedded JTAG circuitry so that either the base ATE controller or a JTAG controller can control each channel. With this approach, the JTAG controller sees the channel cards as a chain of interconnected JTAG components, which it would commandeer seamlessly to perform boundary-scan tests.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

There are no other articles written by this author.

Sponsored Links



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts

Blogs

  • Rick Nelson
    Taking the Measure

    June 25, 2008
    CEOs address proposed Credence, LTX integration
    Credence and LTX complement each other with respect to customers, product lines, facilities, and emp...
    More
  • Rick Nelson
    Taking the Measure

    June 23, 2008
    Credence, LTX plan merger, rationalization ahead
    Credence and LTX yesterday announced plans to merge (see related story), leading to product-line rat...
    More
  • » VIEW ALL BLOGS RSS

Podcasts

Advertisements





NEWSLETTERS
Click on a title below to learn more.

Test Industry News (3 Times Per Month)
Machine-Vision & Inspection (Monthly)
Communications Test (Monthly)
Design, Test & Yield (Monthly)
Automotive, Aerospace & Defense (Monthly)
Instrumentation (Monthly)
Resource Center E-Alert (Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites