Global TMW:
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

Integration paces point-tool development

By Rick Nelson, Chief Editor -- Test & Measurement World, 6/1/2006

A panel at the 2006 VLSI Test Symposium held May 1 in Berkeley, CA, explored the future of design for test (DFT). The primary question was whether point tools or integrated DFT environments are best, reports Ron Wilson, executive editor of our sibling publication EDN (Ref. 1). Panelists representing companies including Cadence Design Systems, Mentor Graphics, Synopsys, SynTest, and Virage Logic agreed that integration would be essential to link DFT with design tools, diagnostics tools, design-for-manufacture tools, and ATE.

Wilson reports that panelist Sanjiv Taneja, VP for the Encounter Test product line at Cadence, commented that the EDA industry started as a collection of point tools that have evolved to fit within an all-encompassing architecture.

Talus LX and PX, which target logic and physical design, respectively, combine to implement the functions shown here. Additional components will target design for manufacturability and yield learning. Courtesy of Magma Design Automation.
An all-encompassing architecture that addresses design, test, and yield is the goal of Magma Design Automation. The company targets the rapid design of ICs fabricated in 65-nm and smaller process geometries with its Talus platform, which the company describes as a lithography-aware implementation flow from RTL to tape-out. Now in beta release, Talus addresses timing, area, power, signal integrity, DFT, and manufacturability, according to Behrooz Zahiri, a senior marketing director at Magma.

When I asked Zahiri about the technology, he told me that increased automation is one of the key features of Talus. He described previous EDA methods as "electronic design assistance," with significant scripting and other efforts required to tie together DFT, built-in self-test (BIST), wireload modeling, floor planning, and a host of other functions that might exist as point tools. Such manual approaches become untenable, he said, as investments rise from $5 million per design at 130 nm to potentially $50 million or more at 45 nm.

Zahiri said that initially, Talus is available in two versions: Talus LX and PX, which target logic and physical design, respectively. Additional enhancements, he said, will target manufacturability and yield learning. More details, he said, will be available at the Design Automation conference (July 24–28, San Francisco, CA).

But despite efforts to combine design, test, and yield functions into a single flow, alternatives continue to emerge. For example, Stratosphere Solutions has just debuted its StratoPro platform, which, according to Prashant Maniar, chief strategy officer, is part of an effort to "build differentiated technology that meets a focused market demand"—in this case, alleviating yield fallout caused by parametric variability. And Incentia Design Systems recently released a new version of its TimeCraft software, designed to improve the accuracy and efficiency of static timing analysis for 90- and 65-nm designs.

Ultimately, the trend toward integration is inexorable, but so is the emergence of new tools that address problems occurring on leading-edge processes.


REFERENCE
  1. Wilson, Ron, "Panel probes future of design-for-test," EDN, May 3, 2006. www.edn.com/article/ca6331013.
 

11.5-GHz QFN socket

Ironwood Electronics has introduced a QFN (quad flat-pack no-lead) socket for 0.4-mm-pitch devices. The SS-QFN104A-01 operates to 11.5 GHz with less than 1-dB of insertion loss. Designed for up to 500,000 actuation cycles, the socket can dissipate 7 W from –40 to +120°C without the need for an additional heat sink. It accommodates a chip with 104 pins plus ground pad. Current-carrying capacity is 1.5 A per pin. Actuation force is 20 g per pin. Base price: $1480. www.ironwoodelectronics.com

Pin Scale HX supports 12.8 Gbps

Agilent Technologies has announced the Agilent Pin Scale HX high-speed extension card for its 93000 SOC Series tester. The new card supports characterization for devices and interfaces with data rates up to 12.8 Gbps. The Pin Scale HX is designed to provide the signal integrity required for at-speed design characterization and production test of Serdes device interfaces such as PCI Express and HyperTransport. www.agilent.com.

European lab buys Sapphire D-10

Credence Systems has announced that Microtec, an independent, certified European test lab, has purchased multiple Sapphire D-10 ATE systems. The lab will use the systems to test digital and mixed-signal devices intended for multimedia audio and video as well as industrial applications. www.credence.com, www.microtec.de.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

Sponsored Links



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts

Blogs

  • Martin Rowe
    ROWE'S AND COLUMNS

    July 8, 2008
    Introducing...Test ideas
    Beginning in the T&MW August print issue, we’ll replace the “Project Profile” ...
    More
  • Rick Nelson
    Taking the Measure

    June 25, 2008
    CEOs address proposed Credence, LTX integration
    Credence and LTX complement each other with respect to customers, product lines, facilities, and emp...
    More
  • » VIEW ALL BLOGS RSS

Podcasts

Advertisements





NEWSLETTERS

Click on a title below to learn more.

Test Industry News (3 Times Per Month)
Machine-Vision & Inspection (Monthly)
Communications Test (Monthly)
Design, Test & Yield (Monthly)
Automotive, Aerospace & Defense (Monthly)
Instrumentation (Monthly)
Resource Center E-Alert (Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites