Global TMW:
Login  |  Register          Free Newsletter Subscription
Subscribe
Email
Print
Reprint
Learn RSS

Parallel parametric test goes asynchronous

Rick Nelson, Chief Editor -- Test & Measurement World, 5/1/2007

Parallel test is a surefire method for speeding up production, and asynchronous parallel test has long been known as an effective way of significantly improving through-put while making the most of your existing test hardware (Ref. 1). What’s new is the application of parallel techniques to semiconductor parametric test applications.

Keithley Instruments pioneered the concept in the form of a synchronous parallel test capability and has published a book—reviewed on p. 22 of this issue—that discusses the benefits of parallel parametric test, provides hints on how to apply the technique to legacy devices, and describes how to design new test structures to take full advantage of the parallel-test capability.

In December, Keithley released version 5.2 of the KTE Interactive Test Environment software for the company’s Series S600 Parametric Test System. KTE V5.2 includes a routine called PT_Execute, which allows quick evaluation of parallel versus serial test. The company also added a feature called FMI (for force-measurement interlock), which employs firmware and software to reduce crosstalk, noise, and measurement variability in parallel test applications.

In this three-threaded application, Agilent’s SPECS asynchronous test scheduler (top) aims to squeeze out some of the measurement dead time (highlighted in yellow) left by synchronous tests (bottom) of transistors TR1 to TR6, resistor R, and capacitors C1 to C4.

Now, Agilent Technologies has upped the ante by introducing asynchronous parallel parametric test capability with the April launch of its 4080 Series parametric test platform. The new system employs what Agilent calls the SPECS (Semiconductor Process Evaluation Core Software) test shell to support both synchronous and asynchronous parallel test.

According to Alan Wadsworth, marketing manager for Agilent’s Hachioji Semiconductor Test Division, the 4080 parametric test platform is designed to serve wafer fabs running advanced processes, including those extending down beyond 45 nm, for which engineers need extensive data to contend with issues such as linewidth variation. Apart from the system’s parallel test capability, Wadsworth noted that the 4080 Series has a more powerful CPU than does its 4070 Series predecessor; the new CPU alone, he said, boosts throughput of legacy serial test programs transferred from 4070 systems by 10 to 20%.

But the real gains come from developing programs that take full advantage of the 4080’s asynchronous parallel test capability: Parallel asynchronous test can decrease test times by up to 50% over conventional sequential test methods, Wadsworth said. Asynchronous mode, he added, aims to squeeze out some of the measurement dead time left by synchronous-parallel-test approaches (figure).

The 4080 comes in three models: the 4082A performs general-purpose parametric test, the 4082F targets flash-memory-cell parametric test for NAND/NOR devices, and the 4083A includes a 20-GHz 8x10 RF matrix to measure up to five RF structures in a single touchdown.

rnelson@tmworld.com


REFERENCE
Mazza, Ed, “Asynchronous Testing Increases Throughput,” Test & Measurement World, December 2000.

 

SIA-3100 integrated with ASL 1000

Wavecrest has announced the integration of its SIA-3100 signal-integrity-analysis system into the Credence ASL 1000 linear and mixed-signal IC tester. The integration enables tests of reference clocks and PLLs up to 6 GHz and of Serial ATA and Gigabit Ethernet interfaces to 1.5 Gbps. The SIA-3100’s Gigaview software supports compliance measurements and provides diagnostic information for characterizing and predicting long-term IC performance. www.wavecrest.com, www.credence.com.

Multitest tackles 2-kV automotive IC

Multitest reports that an international IDM has used its equipment to test an automotive IC at up to 2.0 kV. To meet the high-voltage test requirement while eliminating arc-over, Multitest developed a test-handler “conversion kit contact cassette” to complement a dedicated contact-socket design. www.multitest.com.

Teradyne unveils J750Ex

Teradyne says that its new J750Ex highly parallel test configuration delivers 50% higher throughput than other J750s. It features 200-MHz/400-Mbps digital performance and dedicated instrument resources for digital, mixed-signal, memory, and converter test. All J750 systems are device-interface-board (DIB) compatible. Existing J750 test programs can be run on the J750Ex, and customers can upgrade installed J750 systems to the J750Ex. J750 prices start at $99,000. www.teradyne.com.

Email
Print
Reprint
Learn RSS

Talkback

We would love your feedback!

Post a comment

» VIEW ALL TALKBACK THREADS

Related Content

Related Content

 

By This Author

Sponsored Links



 
Advertisement
SPONSORED LINKS

More Content

  • Blogs
  • Podcasts

Blogs

  • Rick Nelson
    Taking the Measure

    June 25, 2008
    CEOs address proposed Credence, LTX integration
    Credence and LTX complement each other with respect to customers, product lines, facilities, and emp...
    More
  • Rick Nelson
    Taking the Measure

    June 23, 2008
    Credence, LTX plan merger, rationalization ahead
    Credence and LTX yesterday announced plans to merge (see related story), leading to product-line rat...
    More
  • » VIEW ALL BLOGS RSS

Podcasts

Advertisements





NEWSLETTERS

Click on a title below to learn more.

Test Industry News (3 Times Per Month)
Machine-Vision & Inspection (Monthly)
Communications Test (Monthly)
Design, Test & Yield (Monthly)
Automotive, Aerospace & Defense (Monthly)
Instrumentation (Monthly)
Resource Center E-Alert (Monthly)
©2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy
Please visit these other Reed Business sites