ATE firm responds to RF chipmaker's call
Rick Nelson, Chief Editor -- Test & Measurement World, 9/1/2007
 |
“We generate ideas, and those ideas eventually get made into silicon,” said Octavio Martinez, director of test engineering at Qualcomm, during a session titled “Critical Issues in Test” at Semicon West in July. But, he said, the CDMA chipmaker is looking to ATE vendors to help address the challenges of testing cell-phone chips containing digital signal processors (DSPs), graphics processors, 1-GHz microprocessors, memory, and as many as 12 radios. He called for innovations ranging from design-for-test (DFT) enhancements to extended RF-capable multisite production-test capability.
One test vendor who responded to Martinez during the “Critical Issues in Test” session was Gary Fleeman, director of business development at Advantest America, who described a gamut of innovations ranging from design-automation software to materials-handling equipment. As for software, he said, firms are offering tools that support redundancy (for the internal repair of stuff that doesn’t work), built-in self-test (for on-chip test generation), DFT (to reduce test hardware requirements), and diagnostics (to support yield learning).
 |
| Gary Fleeman says his firm’s M4841 handler, integrated into a test cell, paves the way toward high-throughput multisite test for SOC and RF/mixed-signal devices. Courtesy of Advantest America. |
On the Semicon West exhibit floor, Advantest demonstrated a T2000 LS mainframe linked to a M4841 dynamic test handler in an integrated system-on-chip (SOC) test cell. The OpenStar-compliant cell supports parallel testing of 16 high-pin-count BGA, CSP, QFP, and other consumer devices with throughput up to 18,500 UPH—a threefold improvement over its predecessor. It employs Advantest’s Soft Touch handling using electro-pneumatic air pressure to avoid damaging miniaturized parts during touchdowns.
Fleeman concluded his “Critical Issues in Test” presentation by saying that seamless integration and parallelism coupled with streamlined software and development will lead to dramatic per-site test cost reductions. That’s in keeping with the conclusion of Qualcomm’s Martinez, who emphasized that for him the bottom line is cost. Traditionally, he said, ATE capital expenditures have not been falling in concert with chipset average selling prices, adding, “ATE makers must keep up with relentless pressure to reduce cost of test.”
|
